Name
Last modified
Size
Parent Directory
-
sstate:device-tree:versal_v80_sdt_seg-xilinx-elf:1.0:r0:versal_v80_sdt_seg:12:eca86ec070b3e6638d789a5b88d759e25b8fa7c84a69691789f70d66fe4127c1_deploy.tar.zst
2026-03-21 06:25
15K
sstate:device-tree:versal_v80_sdt_seg-xilinx-elf:1.0:r0:versal_v80_sdt_seg:12:eca86ec070b3e6638d789a5b88d759e25b8fa7c84a69691789f70d66fe4127c1_deploy.tar.zst.siginfo
2026-03-21 06:25
12K
sstate:plmfw:versal_vck190_sdt_seg-amd-linux:1.0:r0:versal_vck190_sdt_seg:12:eca88da10e8ccc404ca8bafb923ed9b8e76af89fcb49bfa6596b6d3de7480e3f_packagedata.tar.zst
2026-03-21 06:25
1.5K
sstate:plmfw:versal_vck190_sdt_seg-amd-linux:1.0:r0:versal_vck190_sdt_seg:12:eca88da10e8ccc404ca8bafb923ed9b8e76af89fcb49bfa6596b6d3de7480e3f_packagedata.tar.zst.siginfo
2026-03-21 06:25
13K
sstate:qtdeclarative:cortexa72-cortexa53-amd-linux:5.15.13+git:r0:cortexa72-cortexa53:12:eca88b120adf64fd6d6eb9d20084dcb5cb4f9b09df50f96aac7dcf66818c3076_compile.tar.zst.siginfo
2026-03-21 06:25
5.8K
© Copyright 2019 Xilinx Inc.