[ICO]NameLast modifiedSize
[PARENTDIR]Parent Directory  -
[   ]sstate:cdo-deploy:versal_vek280_sdt_seg-xilinx-elf:1.0:r0:versal_vek280_sdt_seg:12:8f52a9f33d207434d6f51d5bef8cf9738c91d97374bffd6271432ac107cb500d_deploy.tar.zst2026-03-21 06:18 12K
[   ]sstate:cdo-deploy:versal_vek280_sdt_seg-xilinx-elf:1.0:r0:versal_vek280_sdt_seg:12:8f52a9f33d207434d6f51d5bef8cf9738c91d97374bffd6271432ac107cb500d_deploy.tar.zst.siginfo2026-03-21 06:18 11K
[   ]sstate:libarchive:cortexa9t2hf-neon-amd-linux-gnueabi:3.7.9:r0:cortexa9t2hf-neon:12:8f5221f62a15f8783b77215d071122b56af0c9834ee5706243592a30c6216f12_packagedata.tar.zst2026-03-21 07:05 14K
[   ]sstate:libarchive:cortexa9t2hf-neon-amd-linux-gnueabi:3.7.9:r0:cortexa9t2hf-neon:12:8f5221f62a15f8783b77215d071122b56af0c9834ee5706243592a30c6216f12_packagedata.tar.zst.siginfo2026-03-21 07:05 13K
[   ]sstate:qttools:cortexa72-cortexa53-amd-linux:5.15.13+git:r0:cortexa72-cortexa53:12:8f5218b8528e6a58ac0098d89b47095760ec8336515b48e837cd4db9d68d514f_configure.tar.zst.siginfo2026-03-21 06:18 9.5K
[   ]sstate:tar:cortexa9t2hf-neon-amd-linux-gnueabi:1.35:r0:cortexa9t2hf-neon:12:8f5208d8f6401dfa10d4d65be5c332b8eaecec748959fe502880d6a5fb043cdb_create_spdx.tar.zst2026-03-21 07:05 32K
[   ]sstate:tar:cortexa9t2hf-neon-amd-linux-gnueabi:1.35:r0:cortexa9t2hf-neon:12:8f5208d8f6401dfa10d4d65be5c332b8eaecec748959fe502880d6a5fb043cdb_create_spdx.tar.zst.siginfo2026-03-21 07:05 47K
[   ]sstate:xf86-input-mouse:cortexa9t2hf-neon-amd-linux-gnueabi:1.9.5:r0:cortexa9t2hf-neon:12:8f52ae51182503c7e25e372793b96c305e339113240c325d23ead3abf0bab762_deploy_source_date_epoch.tar.zst2026-03-21 06:18 171
[   ]sstate:xf86-input-mouse:cortexa9t2hf-neon-amd-linux-gnueabi:1.9.5:r0:cortexa9t2hf-neon:12:8f52ae51182503c7e25e372793b96c305e339113240c325d23ead3abf0bab762_deploy_source_date_epoch.tar.zst.siginfo2026-03-21 06:18 12K
[   ]sstate:xiltimer:microblazeel-v10.0-bs-cmp-re-mh-div-xilinx-elf:2025.2+git:r0:microblazeel-v10.0-bs-cmp-re-mh-div:12:8f52ede7c88a0641d31f3f81c109c1a614e3f01b6d30b1050192b0820ad5318a_compile.tar.zst.siginfo2026-03-21 06:18 5.1K

© Copyright 2019 Xilinx Inc.